Abstract. For immense demand of speedy high-end gadgets, chips are becoming denser, but Moore's law is falling flat lately. Complementary Metal-Oxide-Semiconductor (CMOS) technology is on its brink. Quantum-dot cellular automata (QCA) has become a potential alternative technology to provide faster speed with low power dissipation at nano-scale extent. Here, we proposed an efficient QCA design of 1-bit comparator. The proposed comparator required 59% less area and dissipated 82% less energy. QCA Designer has been used to design and simulate the proposed comparator. Finally, QCAPro tool has been employed for estimating energy dissipation.
INTRODUCTION
Reducing power dissipation and area density of circuits are the most concerning issue at present computing paradigm. The traditional CMOS technology faced many limitations such as high level scaling, high power consumption, heat generation and high lithography cost [1] . To overcome such limitations, a number of extensive researches have been taken place to find the alternatives [1] [2] [3] [4] . One of the possible alternatives Quantum-dot cellular automata (QCA), was proposed by lent et al [2] . This technology ensures low energy dissipation with higher speed as well as parallel computing capability at nano-scale level [3] [4] [5] . A number of studies reported that QCA is suitable for designing different types of logical [6] [7] [8] [9] [10] [11] [12] [13] [14] as well as computational [15] [16] [17] [18] [19] devices.
Its basic building block is a cell composed of four dots, operates by changing the position of two electrons. There's two possible arrangement of a cell as two electrons positioned diagonally for columbic repulsion force. Basic logic gates can be designed by arranging these cells in different ways. And one of the most basic building blocks in QCA is majority voter gate (MV) [2] [3] [4] [5] [6] .
A reversible 1-bit QCA comparator was proposed in [20] . This Feynman gate based comparator required 319 cells and dissipated 762.8 (meV) energy at γ=1.0 Ek. Another QCA comparator design has been proposed in [21] . This irreversible comparator required 117 cells to design and occupied 0.182µm 2 area. More efficient and coplanar comparator has been presented in [22] . In this paper, an exclusive-OR gate based optimized 1-bit comparator has been introduced. The QCA implementation of the proposed design used only 42 cells. This layout entails the lowest number of cells and less area as compared to the previous works [20] [21] [22] .
PROPOSED DESIGN
Comparator is a combinational digital circuit that determines whether the two numbers are equal, greater or less than each other. If the inputs are A and B, and outputs are Output (A<B), Output (A=B) and Output (A>B) then the logical expressions of 1-bit comparator are given as:
The majority gate based representation of the above equations is given by
Here, MV represents the three input majority gate, -1 represents logical "AND" operation and XMV is the three input exclusive-OR gate.
The proposed comparator is designed using three inverter gates, two majority gates and one exclusive-OR gate. The schematic block diagram and circuit layout of the proposed comparator in QCA are shown in Fig. 1 (a) and Fig. 1 (b) respectively. 
RESULT and ANALYSIS
The proposed 1-bit comparator is simulated and demonstrated by QCADesigner [24] , a common QCA layout designing and simulation tools. The following default evaluation factors are considered for a Bistable Approximation [24] shown in Fig. 2 . 
Fig. 2. Default parameters of Bistable approximation.
The input-output waveforms for the proposed 1-bit comparator are shown in Fig. 3 . The simulation outcome is justified with theoretical values described in Table1. For the input A=0 and B=0, the output will be Output (A<B) =0, Output (A=B) =1 and Output (A>B) = 0 as reflected in Fig. 3 As exposed in Table 2 , the proposed comparator yields considerable improvements in terms number of cell count, occupied area and time delay. The proposed comparator has around 50% improvement in the cell count, around 59% improvement in covered area, and 60% improvement in time delay compared with the best previous design presented in [23] . During operation, every QCA cell dissipates same amount of energy in one clock cycle. The energy dissipation by the complete QCA design is anticipated by the upper bound power dissipation model [25] . The energy dissipation of the proposed QCA circuits is estimated using QCAPro [26] tools at temperature T = 2.0 K in different tunneling energy [27] level shown in Fig. 4 . In Table 3 , a comparative energy dissipation study of proposed 1-bit comparator and earlier design [20] is given. 
CONCLUSION
An optimized design of 1-bit comparator is presented here. The proposed layout is simulated and verified using the QCADesigner tool and the simulation outcome illustrate that the logical function of proposed comparator is correct. This optimized design achieved a significant improvement in terms of energy dissipation, time delay, area and cell count. However, the proposed comparator dissipates 80% less energy at 1.0Ek tunneling energy level at T=2K. Moreover, in comparison with the best earlier reported comparator design, our proposed comparator has 50% and 59% enhancement in the cell count and occupied area, respectively. Finally, this design can be employed in several calculative applications, which may be performing as a vital unit of a general purpose nano processor. 
